

APR. 6. 2004 5:08PM

NO. 1250 P. 5/7

EUROPEAN PATENT OFFICE

Patent Abstracts of Japan

PUBLICATION NUMBER : 63085954
PUBLICATION DATE : 16-04-88


APPLICATION DATE : 30-09-86
APPLICATION NUMBER : 61230081

APPLICANT : TOSHIBA CORP;

INVENTOR : URUSHIBATA YUKIO;

INT.CL. : G06F 13/16

TITLE : MEMORY CONTROL SYSTEM



ABSTRACT : PURPOSE: To prevent the constitution of hardware from being complicated, by transferring a bit of status/command information between a CPU module and a memory module through a memory bus without making the constitution into a large size.

CONSTITUTION: An address register 8 is a register which inputs an address supplied from a CPU5 through the memory bus 3, and selects a prescribed memory module out of plural memory modules based on the address. On a memory array 10, the readout of a bit of information stored and held, or the write of the bit of information, is performed by an instruction from a control circuit 9. A buffer circuit 11 is connected between the memory array 10 and the memory bus 3, and performs the transfer of the bit of information between the memory array 10 and the memory bus 3 in both ways, according to an enable signal supplied from the control circuit 9. A status register 12 supplies the bit of information to the memory bus 3, and a command register 13 stores and holds a bit of command information supplied through the memory bus 3.

COPYRIGHT: (C)1988,JPO&Japio

BEST AVAILABLE COPY